[tds_menu_login inline="yes" guest_tdicon="td-icon-profile" logout_tdicon="td-icon-log-out" tdc_css="eyJwaG9uZSI6eyJtYXJnaW4tcmlnaHQiOiIyMCIsIm1hcmdpbi1ib3R0b20iOiIwIiwibWFyZ2luLWxlZnQiOiI2IiwiZGlzcGxheSI6IiJ9LCJwaG9uZV9tYXhfd2lkdGgiOjc2N30=" toggle_hide="eyJwaG9uZSI6InllcyJ9" ia_space="eyJwaG9uZSI6IjAifQ==" icon_size="eyJhbGwiOjI0LCJwaG9uZSI6IjIwIn0=" avatar_size="eyJwaG9uZSI6IjIwIn0=" show_menu="yes" menu_offset_top="eyJwaG9uZSI6IjE4In0=" menu_offset_horiz="eyJhbGwiOjgsInBob25lIjoiLTMifQ==" menu_width="eyJwaG9uZSI6IjE4MCJ9" menu_horiz_align="eyJhbGwiOiJjb250ZW50LWhvcml6LWxlZnQiLCJwaG9uZSI6ImNvbnRlbnQtaG9yaXotcmlnaHQifQ==" menu_uh_padd="eyJwaG9uZSI6IjEwcHggMTVweCA4cHgifQ==" menu_gh_padd="eyJwaG9uZSI6IjEwcHggMTVweCA4cHgifQ==" menu_ul_padd="eyJwaG9uZSI6IjhweCAxNXB4In0=" menu_ul_space="eyJwaG9uZSI6IjYifQ==" menu_ulo_padd="eyJwaG9uZSI6IjhweCAxNXB4IDEwcHgifQ==" menu_gc_padd="eyJwaG9uZSI6IjhweCAxNXB4IDEwcHgifQ==" menu_bg="var(--news-hub-black)" menu_shadow_shadow_size="eyJwaG9uZSI6IjAifQ==" menu_arrow_color="rgba(0,0,0,0)" menu_uh_color="var(--news-hub-light-grey)" menu_uh_border_color="var(--news-hub-dark-grey)" menu_ul_link_color="var(--news-hub-white)" menu_ul_link_color_h="var(--news-hub-accent-hover)" menu_ul_sep_color="var(--news-hub-dark-grey)" menu_uf_txt_color="var(--news-hub-white)" menu_uf_txt_color_h="var(--news-hub-accent-hover)" menu_uf_border_color="var(--news-hub-dark-grey)" f_uh_font_size="eyJwaG9uZSI6IjEyIn0=" f_uh_font_line_height="eyJwaG9uZSI6IjEuMyJ9" f_uh_font_family="eyJwaG9uZSI6IjMyNSJ9" f_links_font_size="eyJwaG9uZSI6IjEyIn0=" f_links_font_line_height="eyJwaG9uZSI6IjEuMyJ9" f_links_font_family="eyJwaG9uZSI6IjMyNSJ9" f_uf_font_size="eyJwaG9uZSI6IjEyIn0=" f_uf_font_line_height="eyJwaG9uZSI6IjEuMyJ9" f_uf_font_family="eyJwaG9uZSI6IjMyNSJ9" f_gh_font_family="eyJwaG9uZSI6IjMyNSJ9" f_gh_font_size="eyJwaG9uZSI6IjEyIn0=" f_gh_font_line_height="eyJwaG9uZSI6IjEuMyJ9" f_btn1_font_family="eyJwaG9uZSI6IjMyNSJ9" f_btn1_font_weight="eyJwaG9uZSI6IjcwMCJ9" f_btn1_font_transform="eyJwaG9uZSI6InVwcGVyY2FzZSJ9" f_btn2_font_weight="eyJwaG9uZSI6IjcwMCJ9" f_btn2_font_transform="eyJwaG9uZSI6InVwcGVyY2FzZSJ9" f_btn2_font_family="eyJwaG9uZSI6IjMyNSJ9"]
-7.4 C
New York
[tds_menu_login guest_tdicon="td-icon-profile" logout_tdicon="td-icon-log-out" tdc_css="eyJhbGwiOnsibWFyZ2luLWJvdHRvbSI6IjAiLCJkaXNwbGF5IjoiIn19" toggle_txt_color="var(--news-hub-white)" menu_offset_top="eyJhbGwiOiIxOSIsImxhbmRzY2FwZSI6IjE3IiwicG9ydHJhaXQiOiIxNSJ9" menu_offset_horiz="eyJhbGwiOi02LCJsYW5kc2NhcGUiOiItMyIsInBvcnRyYWl0IjoiLTIifQ==" menu_horiz_align="content-horiz-right" menu_bg="var(--news-hub-black)" menu_uh_color="var(--news-hub-light-grey)" menu_uh_border_color="var(--news-hub-dark-grey)" menu_ul_link_color="#ffffff" menu_ul_link_color_h="var(--news-hub-accent-hover)" menu_ul_sep_color="var(--news-hub-dark-grey)" menu_uf_txt_color="var(--news-hub-white)" menu_uf_txt_color_h="var(--news-hub-accent-hover)" menu_uf_border_color="var(--news-hub-dark-grey)" f_uh_font_family="325" f_uh_font_line_height="1.3" f_links_font_family="325" f_links_font_line_height="1.3" f_uf_font_line_height="1.3" f_uf_font_family="325" menu_uh_padd="eyJhbGwiOiIyMHB4IDI1cHggMThweCIsImxhbmRzY2FwZSI6IjE1cHggMjBweCAxM3B4IiwicG9ydHJhaXQiOiIxMHB4IDE1cHggOHB4In0=" menu_ul_padd="eyJhbGwiOiIxOHB4IDI1cHgiLCJsYW5kc2NhcGUiOiIxNnB4IDIwcHgiLCJwb3J0cmFpdCI6IjhweCAxNXB4In0=" menu_ul_space="eyJhbGwiOiIxMCIsImxhbmRzY2FwZSI6IjgiLCJwb3J0cmFpdCI6IjYifQ==" menu_ulo_padd="eyJhbGwiOiIxOHB4IDI1cHggMjBweCIsImxhbmRzY2FwZSI6IjEzcHggMjBweCAxNXB4IiwicG9ydHJhaXQiOiI4cHggMTVweCAxMHB4In0=" menu_shadow_shadow_size="0" menu_arrow_color="rgba(255,255,255,0)" menu_width="eyJhbGwiOiIyMjAiLCJwb3J0cmFpdCI6IjE4MCJ9" show_version="" menu_gh_padd="eyJhbGwiOiIyMHB4IDI1cHggMThweCIsImxhbmRzY2FwZSI6IjE1cHggMjBweCAxM3B4IiwicG9ydHJhaXQiOiIxMHB4IDE1cHggOHB4In0=" menu_gc_padd="eyJhbGwiOiIxOHB4IDI1cHggMjBweCIsImxhbmRzY2FwZSI6IjEzcHggMjBweCAxNXB4IiwicG9ydHJhaXQiOiI4cHggMTVweCAxMHB4In0=" menu_gh_color="var(--news-hub-light-grey)" menu_gh_border_color="var(--news-hub-dark-grey)" f_gh_font_family="325" menu_gc_btn1_bg_color="var(--news-hub-accent)" menu_gc_btn1_bg_color_h="var(--news-hub-accent-hover)" menu_gc_btn2_color="var(--news-hub-accent)" menu_gc_btn2_color_h="var(--news-hub-accent-hover)" f_btn1_font_family="325" f_btn1_font_transform="uppercase" f_btn2_font_family="325" f_btn2_font_transform="uppercase" f_btn1_font_weight="700" f_btn2_font_weight="700" show_menu="yes" f_uf_font_size="eyJsYW5kc2NhcGUiOiIxMiIsInBvcnRyYWl0IjoiMTIifQ==" icon_color="var(--news-hub-white)" icon_size="eyJhbGwiOjIyLCJsYW5kc2NhcGUiOiIyMCIsInBvcnRyYWl0IjoiMTgifQ==" avatar_size="eyJhbGwiOiIyMiIsImxhbmRzY2FwZSI6IjIwIiwicG9ydHJhaXQiOiIxOCJ9" ia_space="eyJhbGwiOiIxMCIsImxhbmRzY2FwZSI6IjgiLCJwb3J0cmFpdCI6IjYifQ==" f_toggle_font_family="325" f_toggle_font_size="eyJhbGwiOiIxNCIsImxhbmRzY2FwZSI6IjEzIiwicG9ydHJhaXQiOiIxMiJ9" logout_size="eyJhbGwiOjE0LCJsYW5kc2NhcGUiOiIxMyJ9" f_uh_font_size="eyJsYW5kc2NhcGUiOiIxMyIsInBvcnRyYWl0IjoiMTIifQ==" f_links_font_size="eyJsYW5kc2NhcGUiOiIxMyIsInBvcnRyYWl0IjoiMTIifQ==" f_gh_font_size="eyJsYW5kc2NhcGUiOiIxMyIsInBvcnRyYWl0IjoiMTIifQ=="]

Intel’s 5th Gen Emerald Rapids, 6th Gen Granite Rapids P-Core & Sierra Forest E-Core Xeon CPU Specs Leak Out

Published:

Specifications of Intel's upcoming 5th Gen Emerald Rapids, 6th Gen Granite Rapids Xeon CPUs featuring P-Core architecture & Sierra Forest with its E-Core architecture have leaked out.

Intel's Next-Gen Xeon CPU Specs Leak Out: 5th Gen Emerald Rapids With Up To 64 Cores, 6th Gen Granite Rapids With Up To 56 Cores & E-Core Only Sierra Forest With Up To 144 Cores

Just last week, Intel gave us additional insight into its next-gen Xeon CPUs which include the P-Core-powered Granite Rapids and the E-Core-powered Sierra Forest families. Both of these families are expected to launch in 2024 but prior to these, Intel will also be introducing its 5th Gen Xeon lineup codenamed Emerald Rapids which is on track for a Q4 2023 launch. The Emerald Rapids CPUs will utilize the Raptor Cove core architecture while packing  64 cores &  128 threads, a small core bump over the 60 cores & 120 threads featured on Sapphire Rapids chips.

Looking at the specifications list leaked by Yuuki_AnS, the Intel Emerald Rapids-SP Xeon CPUs will be compatible with the LGA 4677 socket on the Eagle Stream platform which is the same used by Sapphire Rapids-SP chips. The lineup is made up of several SKUs which include 64, 60, 56, 52, 48, 36, 32, 24,& 16 core configurations. There might be more but the list so far includes Platinum and Gold chips. TDPs of these SKUs range from 350W, 330W, 300W, 270W, 185W and 150W. As for the clock speeds, the CPUs will peak out at up to 4.1-4.0 GHz clock speeds whereas the base all-core & base frequencies will depend on each SKU.

One major area of improvement is the cache with the 64-core chips offering up to 320 MB of cache but the core count varies by each CPU. For instance, the 16-core chip features 30 MB of cache that ends up 1.875 MB per core whereas the 64-core chip with 320 MB amounts to 5 MB cache per core. Besides that, these chips will feature support for up to 4 TB of DDR5 memory at speeds of up to 5.6 GT/s across 8 channels. As for the socket support, you are looking at up to 2S configurations.

Image Source: Yuuki_AnS

As for the flagship SKU, it seems to be the Xeon Platinum 8592V with the aforementioned 64 cores, 128 threads, 320 MB of cache, a 330W TDP, & up to 3.9 GHz (single-core) & 2.9 GHz (all-core) clocks.

Intel 5th Gen Emerald Rapids Xeon CPU Specs "Preliminary":

CPU NameRevision / SteppingCores / ThreadsCacheBase / Boost (Max)DDR5 SupportTDP
Xeon Platinum 8592VQS/A164/128320 MB2.0 / 3.9 GHz4 TB DDR5-4800 (8ch)330W
Xeon Platinum 8592+QS/A164/128320 MB1.9 / 3.9 GHz4 TB DDR5-4800 (8ch)350W
Xeon Platinum 8580QQS/A160/120300 MB2.1 / 4.0 GHz4 TB DDR5-5600 (8ch)350W
Xeon Platinum 8580QS/A160/120300 MB2.0 / 4.0 GHz4 TB DDR5-5600 (8ch)350W
Xeon Platinum 8581VQS/A160/120300 MB2.0 / 3.9 GHz4 TB DDR5-5600 (8ch)270W
Xeon Platinum 8570QS/A156/112300 MB2.1 / 4.0 GHz4 TB DDR5-5600 (8ch)350W
Xeon Platinum 8571NQS/A152/104300 MB2.4 / 4.0 GHz4 TB DDR5-5600 (8ch)300W
Xeon Platinum 8558PQS/A148/96260 MB2.7 / 4.0 GHz4 TB DDR5-4800 (8ch)350W
Xeon Platinum 8568Y+QS/A148/96300 MB2.3 / 4.0 GHz4 TB DDR5-5600 (8ch)350W
Xeon Platinum 8558QS/A148/96260 MB2.1 / 4.0 GHz4 TB DDR5-5200 (8ch)330W
Xeon Platinum 8558UQS/A148/96260 MB2.0 / 4.0 GHz4 TB DDR5-4800 (8ch)300W
Xeon Gold 6554SQS/A136/72180 MB2.2 / 4.0 GHz4 TB DDR5-5200 (8ch)270W

Now moving on to the next-gen Xeon CPUs, we first have the Intel 6th Gen Granite Rapids-SP chips which will be compatible with the LGA 4710 socket which we have previously seen in pictures and it is massive. The socket will be part of the Birch Stream platform which essentially replaces the Eagle Stream platform. The first CPU family to hit this platform will be the E-Core-only Sierra Forest but I'll kick things off with the Granite Rapids specs first.

So for starters, the leaked list includes all Granite Rapids XCC (Extreme Core Count Die) parts which seem to top out at 56 cores and 112 threads. Other configurations include 44 cores and 32 cores & it looks like a reasonable explanation is that these are very early "ES1" samples and more SKUs can be offered down the road after the official launch which is sometime around the mid of 2024.

All of the Granite Rapids-SP Xeon CPUs seem to feature a 350W TDP and the clock speeds don't matter at the moment since they are obviously from early ES SKUs. The top 56-core chip does offer 288 MB of cache and you are looking at DDR5-6400 memory support in 8-channel and 4-channel configs. It is also mentioned that certain Granite Rapids CPUs will feature up to 8S socket support while the majority will retain 1S/2S designs. What is interesting is that 12-channel memory support isn't mentioned for these chips so far which does confirm that this list isn't finalized yet. Intel did show us Granite Rapids-SP validated with up to DDR5-8000 MCD RDIMM earlier this year.

Intel Granite Rapids Xeon CPUs Running DDR5-8000 MCR RDIMM:

For the Intel Sierra Forest family, only three HCC SKUs are mentioned which range from 144, 128, and 96 core models featuring the Sierra Glen E-Core architecture. These chips peak out with 108 MB of cache with 350W TDPs and support DDR5-5600 memory across 2S platforms. Do note that since these are E-Core-only chips, they will retain the same thread count as the cores.

Intel Sierra Forest 144-Core Xeon CPUs Showing 100% Health In Demo:

Earlier, Intel showcased a demo of the Sierra Forest chip that was running at 100% health across all 144 cores.

Image Source: Yuuki_AnS

Intel Granite Rapids & Sierra Forest LGA 4710 Xeon CPU Specs "Preliminary":

CPU NameRevision / SteppingCores / ThreadsCacheBase / Boost (Max)DDR5 SupportTDP
Granite Rapids-SP XCCES1/A256/112288 MB1.5 / 2.6 GHzDDR5-6400 (8ch)350W
Granite Rapids-SP XCCES1/A256/112288 MB1.5 / 2.6 GHzDDR5-6400 (8ch)350W
Granite Rapids-SP XCCES1/A256/112288 MB1.2 / 2.4 GHzDDR5-6400 (8ch)350W
Granite Rapids-SP XCCES1/A256/112288 MB1.2 / 2.4 GHzDDR5-6400 (8ch)350W
Granite Rapids-SP XCCES1/A244/88176 MB1.6 / 2.7 GHzDDR5-6400 (4ch)350W
Granite Rapids-SP XCCES1/A244/88176 MB1.1 / 2.3 GHzDDR5-6400 (4ch)350W
Granite Rapids-SP XCCES1/A244/88176 MB1.1 / 2.3 GHzDDR5-6400 (4ch)350W
Granite Rapids-SP XCCES1/A232/64TBDTBDDDR5-6400350W
Sierra Forest HCCES1/A0144/144108 MBTBDDDR5-5600350W
Sierra Forest HCCES1/A0128/12896 MBTBDDDR5-5600350W
Sierra Forest HCCES1/A096/9672 MBTBDDDR5-5600350W

Now while Sierra Forest does look like it can be a bit competitive against Bergamo chips, it should be pointed out that AMD already has Zen 5 in the works and by the time the Intel E-Core solution arrives, it would almost be time for Zen 5C. In addition to that, Turin is also supposed to make its way to the Data Center market with the classic Zen 5 cores and higher core counts so that will be challenging Intel's Granite Rapids-SP CPUs too. Next year will turn out to be quite the test for Intel as these two Xeon products are expected to be a turning tide for the company's Data Center CPU division.

Written by Hassan Mujtaba

WccftechContinue reading/original-link]

Related articles

spot_img

Recent articles

spot_img